# Automotive EMI Demystified: Part 2 Pursuing an Ideal Power Supply Layout

Jens Hedrich Senior FAE, Central Europe

December 2018



#### Jens Hedrich – Senior FAE, Central Europe



#### **2010 – Present**

- MPS Senior FAE since 2010, working with industrial and automotive customers on power supply design.
- Particular specialty focus on layout and EMC topics, including frequently visiting automotive EMC lab for EVB testing / optimization and improving MPS automotive/industrial EVB's EMC performance

#### **1999 – 2010 FAE at Linear Technology**

 Support industrial and automotive customers; Support LTC's EMC clean EV-Board DC1212 (LT3480/LT3685)

#### 1995 <mark>- 1</mark>998

 Hardware design engineer at Nokia Mobile Phones; Worked on early automotive Telematic solution with e-call and emergency battery; EMC support





#### The Motivation

Initial PCB Real Estate Planning

How Best to Utilize Each Layer in the PCB

Copper Under the Inductor or Not: the Classic Debate

**EMI-Optimized Schematic and Layout Case Study** 

Frequently Asked Questions About Layout for EMI

Open Q&A



# **Our Motivation: Avoiding This Result**

#### EMC Test Result of a Bad\* PCB Without Filter



# 30V / 7A Sync. Buck Board Optimized for Thermal Performance but <u>not EMC</u>



- Large SW area
- No solid GND plane
- Only two Layer
- NO EMC Filter



### A Much Better Board with EMC Filter







#### Input EMC Filter on Bottom side of PCB

Single stage filter with 10µH 5x5x5 and 10µF 1210



### A Much, *Much* Better Board

#### 100kHz to 30MHz 9kHz RBW



#### 30MHz to 108MHz 120kHz RBW



#### EVQ4430-00A 480kHz Spread Spectrum



# Learn how to get to this level



#### Filter on bottom side

Two stage filter with small components

### Reminder From Last Webinar: Magnetic Antennas





### Good EMC Design Starts with Initial PCB Real Estate Plan

#### Initial PCB Real Estate Plan







#### Initial PCB Real Estate Plan: Where to Place the DC/DC?



- EMC filter components must be placed close to connector
- In case of two side assembly, EMC filter on opposite side with respect to DC/DC Converter gives best results



#### **Coupling From SW-Node Into Other Circuits: Single Side Assembly**





#### Single Side Assembly : Placing a Shield





### How to Utilize a Multi-Layer PCB for Best EMC Performance?



#### Look at the PCB In 3-Dimensions: Simplified Equivalent Representation



#### **Opinion A:**

"No! AC magnetic field from coil will create Eddy currents in copper under inductor. This will reduce effective inductance and create additional losses!"

#### **Opinion B:**

"Yes! Directly on top side of PCB to avoid magnetic fields disturbing other layers of the PCB!"

# Which opinion is right?



## Example 1: No Copper Under Coil in all Layers



NO "quiet" position on PCB for EMC filter

### Detailed Look on a PCB with a hole, exposed to AC magnetic field



### Example 2: Copper Under Coil in Layer 4



++ much lower magnetic field around PCB

+ less direct coupling into cable

- Losses in Cu due to Eddy currents
- Reduced effective inductance
- Eddy currents at edge of hole in L1-L3
- Bottom side of PCB much cleaner, but not completely clean
- Eddy currents flowing in L4 will create voltage drops across layer-impedance.
- Layer impedance is further increased by any holes or routings
- EMC filter components are referred to a noisy GND and therefore will not be fully effective

### **Example 3: Copper Under Coil in all Layers**



- + No AC magnetic field on bottom side of PCB
- + No magnetic coupling into bottom side components
- + Reduced Magnetic field coupling in cable
- + Reduced coupling in adjacent PCBs
- + AC Magnetic fields only on top side of PCB
- + inner layer should be clean
- Bottom side of PCB CLEAN
- EMC filter can be placed effectively here

- Losses in Cu due to Eddy currents
- Increased parasitic capacity of coil
- Reduced effective inductance
- Eddy currents under coil in L1 and at edge of Cu-area

# Place GND Copper Under SW-Node?

#### CON:

If copper is placed in the layer directly under SW-node, parasitic capacitance of SW is increased. An AC current will flow across that parasitic capacitor



#### PRO:

Solid GND under DC/DC will allow Eddy currents to mirror image the top side high di/dt current loop

 Low-Side-Power FET: Coss ~ <u>3nF to 7nF</u> this is around 30 times higher

Parasitic capacitance is negligibly small



### **Buck EMC Optimized Schematic**

MPQ4430 Family: P2P 1A to 3.5A



#### T-EVQ4431-L-00A Top Side



#### **T-EVQ4431-L-00A Bottom Side**

To avoid coupling with DC/DC fields, two stage input filter is placed on bottom side. Distance between stages to avoid coupling.



Symmetric capacitor arrangement to cancel magnetic field of AC-current

#### Small cap directly at load connector

#### CIN5 and CIN6 for fsw=470kHz: use 0805 1µF



#### 555 circuit

#### **T-EVQ4431-L-00A Top Side Detail**



MPS

#### T-EVQ4431-L-00A Inner Layer 1 Detail

Ground area for return and eddy currents 70µm distance below Top layer









# **T-EVQ4431-L-00A Bottom Layer Detail**



### A Good Design







#### Radiated Emissions – 100kHz – 30MHz Monopole





### **Conducted Emission Test Results**

#### EVQ4430-00A 480kHz Spread Spectrum







### CE Test (avg) of 3A part with different 6x6mm coils

#### EVQ4430-01A 2MHz Spread Spectrum





### **Radiated Emissions 30MHz to 200MHz**





#### **Some Frequently Asked Questions About Layout for EMC**

- 1. Why Al-Elco at Vin?
- 2. Is there any difference in output filtering for buck and boost topology? How about 4 switch buck boost?
- 3. Shall I connect AGND and PGND at the power IC or somewhere else?
- 4. When do you go for more than 4 layers?
- 5. Should you keep areas free of copper?
- 6. What to do with isolated copper islands?
- 7. Does the input connector shape / elevation above the board has any influence on EMI?
- 8. How to treat NC pins and thermal pad of the IC?
- 9. Optimum number/spacing of via holes to connect top layer ground to internal ground?





# AUTOMOTIVE POWER MANAGEMENT

AEC-Q100 Solutions



For more information, contact: automotive@monolithicpower.com

Check out our AEC-Q100 Power Management Solutions at MonolithicPower.com



# **Backup Slides**



### How About A Two Layer Board?



Distance >1.0mm...1.6mm More than10x than in a good 4-layer Larger distance, Eddy current cancelation works **15dB to 20dB worse**!

A) With two layer PCB it is difficult to provide solid GND area under the DC/DC circuit, as Bottom side is also for routing.

B) Compromise system reference GND vs.
separation of noisy GND and clean GND.
No clean Reference point!



#### **Magnetic Antennas**





#### **Magnetic Antennas**

Cut around PGND to prevent AC current to disturb to layer





That's the reason you might cut even the GND of the hot loop on the top side.

Otherwise there will still be some current density left at the edge of your PCB where it will radiate, and eddy current shielding is less effective

