


# MPS Power Module Solution for Xilinx ZYNQ UltraScale+ RFSoC FPGA Analog Rails




# Power Tree of MPS Solution – Passive Filter Version



# Reference Design Board Pictures

EVREF0102-A Passive filter version



FPGA Series	FPGA P/N	EVB P/N
Zynq Ultrascale+ RFSoC Analog Rails	ZU21DR to ZU29DR	EVREF0102A/B

# Voltage Regulation of EVREF0102-A

Rail Name	MPS P/N	Designator	$V_o$ @ no load (V)	$V_o$ @ full load (V)
ADC_AVCC	MPM3833C	U1	0.927	0.918
ADC_AVCCAUX	MPM3833C	U2	1.795	1.789
DAC_AVCC	MPM3683-7	U3	0.927	0.917
DAC_AVCCAUX	MPM3833C	U4	1.799	1.795
DAC_AVTT	MPM3833C	U5	2.527	2.520

Note: 1% accuracy feedback resistors are used

# Output Voltage Ripple of EVREF0102-A


Rail Name	MPS P/N	Designator	$V_{O,P-P}$ @ no load (mV)	$V_{O,P-P}$ @ full load (mV)
ADC_AVCC	MPM3833C	U1	0.52	0.56
ADC_AVCCAUX	MPM3833C	U2	1.04	0.88
DAC_AVCC	MPM3683-7	U3	0.88	0.84
DAC_AVCCAUX	MPM3833C	U4	0.84	0.72
DAC_AVTT	MPM3833C	U5	2.08	1.68

Note: 20 MHz bandwidth is selected for ripple measurements.

# ADC\_AVCC Voltage Ripple


$V_o=0.925V, I_o=0A$

$V_{o,P-P}=0.52mV$



$V_o=0.925V, I_o=2A$

$V_{o,P-P}=0.56mV$




MPM3833C

# ADC\_AVCCAUX Voltage Ripple


$V_o=1.8V, I_o=0A$

$V_{o,P-P}=1.04mV$



$V_o=1.8V, I_o=2A$

$V_{o,P-P}=0.88mV$




MPM3833C

# DAC\_AVCC Voltage Ripple


$V_o=0.925V, I_o=0A$

$V_{o,P-P}=0.88mV$



$V_o=0.925V, I_o=3.5A$

$V_{o,P-P}=0.84mV$




MPM3683-7

# DAC\_AVCCAUX Voltage Ripple


$V_o=1.8V, I_o=0A$

$V_{o,P-P}=0.84mV$



$V_o=1.8V, I_o=2A$

$V_{o,P-P}=0.72mV$




MPM3833C

**MPS**<sup>®</sup>  
Simple, Easy Solutions

# DAC\_AVTT Voltage Ripple


$V_o=2.5V, I_o=0A$

$V_{o,P-P}=2.08mV$



$V_o=2.5V, I_o=2A$

$V_{o,P-P}=1.68mV$



MPM3833C

**MPS**<sup>®</sup>  
Simple, Easy Solutions