




**MPS Reference Design for Xilinx
Zynq US+ (Low Power)**





Block Diagram – UC1 Always ON (Zynq US+MPSoC)




*NOTE: Refer to Design Specs Slide for Options

Power on sequence 1 2 3






$V_{in} = 12V$




$V_{in} = 12V$



$V_{in} = 3.3V$


MP20043_1P2V@300mA





MPM3630 for VCCINT 0.85V Output Ripple


$V_{in} = 12V$, $V_{out} = 0.85V$, $I_{out} = 3A$





MPM3630 for VCCAUX 1.8V Output Ripple


$V_{in} = 12V$, $V_{out} = 1.8V$, $I_{out} = 3A$





MPM3620A for VCCO_IO 3.3V Output Ripple


$V_{in} = 12V$, $V_{out} = 3.3V$, $I_{out} = 2A$





MPM3620A for VCC_DDR 1.5V Output Ripple

$V_{in} = 12V$, $V_{out} = 1.5V$, $I_{out} = 2A$





MP20043 for 1.2V Output Ripple

$V_{in} = 12V$, $V_{out} = 1.2V$, $I_{out} = 300mA$

