

MEZS7-PDCharger-MP2760 600kHz, Bidirectional PD Charger Solution with Fully Integrated Buck-Boost Charger for 2S to 4S In Series Evaluation Board

DESCRIPTION

The MEZS7-PDCharger-MP2760 is a solution module for dual-role port (DRP) applications using the MP2760 and MPF52002.

The MP2760 is a 4V to 22V input voltage (V_{IN}) buck-boost charger IC designed for battery packs with 1 to 4 cells in series. It also supplies a wide voltage range (5V to 21V) at the IN pin in source mode, which is compliant with USB power delivery (PD). It also has an output current limit with a high resolution in source mode.

The MPF52002 is a highly integrated USB PD controller for DRP ports, with a 32-bit ARM Cortex-M0 microcontroller (MCU). It supports

PERFORMANCE SUMMARY (1)

Specifications are at T_A = 25°C, unless otherwise noted.

automatic DRP toggling for DRP applications, and it is compliant with PD3.1 specifications. For source mode, the MPF52002 supports PD3.1, as well as BC1.2, Apple divider mode, Huawei FCP/SCP, and QC2.0/3.0.

The MEZS7-PDCharger-MP2760 contains a DRP USB Type-C port, supporting PD3.1 and BC1.2 protocols. When an adapter is inserted, the port acts as a sink port to charge the battery with a maximum 6A charge current. When a load is inserted, the port acts as a source port to power the USB V_{BUS} from the battery.

Parameters	Conditions	Default Value
Sink Mode		
Input voltage (V _{IN}) range		4V to 22V
Input current (I _{IN}) limit		Up to 5A
Battery charge regulation voltage (V _{BATT_REG}) ⁽²⁾		8.4V
Fast charge current ⁽²⁾	$V_{IN} = 9V$ to 20V	3A
Charge typical efficiency	V _{IN} = 20V, V _{BATT} = 8V, I _{CC} = 3A	92.2%
Source Mode		
Battery voltage range		Up to 18.72V
Output voltage in source mode (V _{IN SRC}) ⁽³⁾		5V to 21V
Default PDO output ⁽²⁾		5V/3A, 9V/3A, 15V/1.8A, 20V/1.35A, 5V to 5.9V/3A, 5V to 11V/3A, 5V to 16V/1.8A
Source mode typical efficiency	V _{BATT} = 8V, V _{IN_SRC} = 9V, I _{IN_SRC} = 2.6A	93.6%


Notes:

1) Refer to the MP2760 datasheet for details.

2) These items can be configured by the MPF52002 via the I²C interface.

3) These items are configured by the MPF52002 automatically, according to the protocol.

MPL Optimized Performance with MPS Inductor MPL-AL5030 Series



EVALUATION BOARD



LxWxH (6cmx5cmx2.1cm)

Board Number	MPS IC Number
MEZCZ DDCharger MD2760	MPF52002GRE-001C
MEZS7-PDCharger-MP2760	MP2760GVT-000A

Table 1: Battery Cell Number and V_{SYS_MIN} Setting⁽⁴⁾

Cell Number	Vsys_min	PB2	PB3
2-Cell (Default)	6.2V	1: Float or high	1: Float or high
3-Cell	9V	0: Short to GND	1: Float or high
4-Cell	12V	1: Float or high	0: Short to GND

Note:

4) Set PB2 and PB3 to configure the cell number and V_{SYS_MIN} before charging a real battery.



QUICK START GUIDE

The MEZS7-PDCharger-MP2760 is a 2-cell to 4-cell series power delivery (PD) charger module using the MP2760 and MPF52002. It is a reference design for PD applications and includes a DRP USB Type-C port. The charge current is preset to 3A, and the charge-full voltage is preset to 8.4V for a 2-cell series Li-ion battery. In reverse source mode, the output is preset to 5V/3A or 27W PD. All the charging/discharging parameters are set by the MPF52002.

The user can download their own charge parameter settings to the MPF52002's volatile memory via the I²C after start-up. The user can also download these parameters to the MPF52002's non-volatile memory (NVM), which is not reset until even if the part completely powers off.

Follow the steps below to prepare the battery and load connection for testing:

- 1. Connect the series battery terminals to:
 - a. Positive (+): VBATT
 - b. Negative (-): GND

If using a battery simulator, preset the battery voltage, then turn it off. Connect the battery simulator output terminals to:

- a. Positive (+): VBATT
- b. Negative (-): GND
- 2. Ensure the battery voltage is present (if using a battery simulator, turn the simulator on).
- 3. Connect the system load terminals to:
 - a. Positive (+): SYS
 - b. Negative (-): GND

Before adapter plug-in, ensure that the PB2 and PB3 settings are correct (see Table 1 on page 2). Otherwise, the system load and battery may be damaged.

Sink Mode

Connect the USB Type-C port to an adapter with a USB Type-C to Type-C or Type-A to Type-C cable. MP2760's I_{IN_LIM} and adapter's output voltage is set according to the negotiation result between the adapter and board, and then charger operation starts.

The default firmware of the MPF52002 on this evaluation board supports the following protocols in sink mode:

- PD3.1
- For a non-PD adapter, the bus voltage (V_{BUS}) is 5V. The default input current (I_{IN}) limit is 900mA. If there is a Rp on source CC termination, then I_{IN_LIM} can rise to 1.5A or 3A, according to the Rp value.

The MPF52002 automatically requests the maximum input power, according to the adapter's protocol.

The MPF52002 sends an I²C command to the MP2760, and then MP2760 charges the battery. For 2-cell applications, the default minimum system voltage (V_{SYS_MIN}) is 6.2V, and the default battery-full regulation voltage is 8.4V. The CC charge current limit is set to 3A by default.

If the input power is sufficiently high, the charge current is 3A by default. The real charge current may be limited by the input power limit if the input power is not sufficiently high. If the maximum adapter power is below the maximum charging power rating, the input current limit loop adjusts the charge current to avoid overloading the source/adapter.



Figure 1 shows the set-up for sink mode.




Figure 1: Sink Mode Set-Up

Source Mode

Connect the devices to the USB Type-C port with a USB Type-C to Type-C, Type-C to micro-B, or Type-C to lighting cable. Source mode can start automatically and provide the proper voltage to devices as requested.

The default firmware for the MPF52002 on this evaluation board supports the following protocols in source mode:

- PD3.1
- DCP
- Apple mode

VBUS should start up automatically at the default voltage set by the PD protocol sniffer or mobile device. The PD protocol sniffer can select different PDO outputs.

The default PD output power is 27W. The battery discharge current limit is 6.4A.

Figure 2 shows the set-up for source mode.



Figure 2: Source Mode Set-Up



I²C Slave Function Description

The MP2760 and MPF52002 can be controlled or monitored via the I²C between the MPF52002 and I²C master (see Figure 3). The master should be connected to the MPF52002 through the I²C (PB6 and PB7) instead of the MP2760. The MPF52002 periodically reads the MP2760's charge parameters and alert status, then updates the information to the I²C slave registers. The master can also send certain I²C commands to the MP2760 through the MPF52002.



Figure 3: MPF52002 I²C Slave Diagram Block

Hardware Set-Up for I²C Connection

The MPF52002 enters a deep sleep status to save power when the device is only using a battery, and I^2C slave is disabled. Before starting I^2C communication, there are two methods to make the MPF52002 and I^2C slave function wake up, described below.

- Short PB1 (INT pin in CN3) to GND in battery-only mode.
- A USB Type-C device or adapter is connected to the USB Type-C port.

After communication wakes up, connect the PC and evaluation board with dongle(the EVKT-USBI2C-02 communication interface). The I²C's SCL should be connected on PB6, which has a SWDIO silkscreen print. The I²C's SDA should be connected on PB7, which has a SWCLK silkscreen print (see Figure 4).




Figure 4: Hardware Connection for I²C Communication

Time Requirements for the I²C Master

- The master SCL clock frequency is 400kHz (fast mode), compliant with a 100kHz to 400kHz clock.
- Read or write 1 byte in every command. Does not support reading/writing multiple bytes.
- A 10ms (or longer) delay between two I²C commands is recommended.



I²C SLAVE REGISTER MAP (5) (6)

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0x00	MPF52002_CHIP_ID	R				MPF	52002_CHIP_	ID	-	
0x01	FIRMWARE_ID	R				FIF	MWARE_RE	/		
0x02	PD_CONTROL	R/W	SEND_ REQUE ST	SEND_PR _SWAP	RESI	ERVED	SEND_ SCR_CAP	SEND_ HDRST	RESERVE D	ENABLE_ CHARGER
	PD_STATUS	R	RESI	ERVED		E_INFO	USB_ROLE	_INFO	SOURCE_ MODE	SINK_MODE
	PD_FAULT_STATUS	R			RESERV			OTP	OVP	OCP
	PD_REQUEST_OBJ	R/W			RESERV				REQUES	ST_OBJ
	REQUESTED_APDO_VOL	R/W		01			er's ADPO vol			711)
0x07	SUFFIX_CODE_ID	R		Stor	es the suff	ix code (e.g.	0x17 means t	ne suffix	code is "001	CHARGER
	VBATT_PRE	R/W				RESERVE	D			VBATT_PRE
0x09	WARM_ACT	R/W				ERVED				ER_WARM_ACT
	COOL_ACT JEITA VSET	R/W R/W		RESERVED		ERVED	CUA		EITA VSET	ER_COOL_ACT
	JEITA_VSET	R/W		RESERVEL		ERVED	СПА	KGEK_JI		ER JEITA ISET
	NTC_THRESHOLD	R/W	CHARGE	R_V_HOT	CHAR	GER_V_	CHARGER_V	_COOL		GER_V_COLD
0x11	ADC_EN	R/W				RESERVE	D			CHARGER_ ADC EN
0x12	CHARGE TIMER	R/W			RES	ERVED		<u> </u>	CHARGER	CHARGE_TIMER
0x15	CHARGER_BATT_CELL_ NUMBER	R			RESERV	ΈD		CHAR	RGER_BATT	_CELL_NUMBER
	CHARGER_STATUS_0_H	R	CHARGER_STATUS_0 (Bits[15:8])							
0x17	CHARGER_STATUS_0_L	R					_STATUS_0 (
	CHARGER_STATUS_1_H	R	CHARGER_STATUS_1 (Bits[15:8])							
0x19	CHARGER_STATUS_1_L	R		CHARGER_STATUS_1 (Bits[7:0])						
0x23	CHARGER_ADC_VIN_H	R		RESERVED CHARGER_ADC_VIN (Bits[9:8])						
	CHARGER_ADC_VIN_L	R					R_ADC_VIN (E	Bits[7:0])	1	
	CHARGER_ADC_IIN_H	R			RES	ERVED			CHARGER	ADC_IIN (Bits[9:8])
0X26	CHARGER_ADC_IIN_L	R				CHARGE	R_ADC_IIN (B	6its[7:0])		
	CHARGER_ADC_VBATT_H	R				ERVED			(ER_ADC_VBATT Bits[9:8])
0X28	CHARGER_ADC_VBATT_L	R				CHARGER	ADC_VBATT	(Bits[7:0]		
	CHARGER_ADC_IBATT_H	R			RES	ERVED			(ER_ADC_IBATT Bits[9:8])
0x2A	CHARGER_ADC_IBATT_L	R				CHARGER	ADC_IBATT	(Bits[7:0])		
	CHARGER_ADC_NTC_H	R			RES	ERVED				GER_ADC_NTC Bits[9:8])
	CHARGER_ADC_NTC_L CHARGER_ADC_TS_H	R R			RES	CHARGEF ERVED	R_ADC_NTC (Bits[7:0])	CHARGER	ADC_TS (Bits[9:8])
	CHARGER_ADC_TS_L	R					R_ADC_TS (B	its[7:0])		
	CHARGER_ADC_TJ_H	R			RES	ERVED			CHARGER	_ADC_TJ (Bits[9:8])
0x30	CHARGER_ADC_TJ_L	R				CHARGE	R_ADC_TJ (B	its[7:0])		
0x33	CHARGER_ADC_VIN_ SRC_H	R			RES	ERVED				R_ADC_VIN_SRC Bits[9:8])
0x34	CHARGER_ADC_VIN_SRC _L	R			C	HARGER_A	ADC_VIN_SRO	C (Bits[7:0		
0x35	CHARGER_ADC_IIN_ SRC_H	R			RES	ERVED				R_ADC_IIN_SRC Bits[9:8])
0x36	CHARGER_ADC_IIN_SRC	R					ADC_IIN_SRC))	
	IIN_LIM	R/W	Input current limit in charge mode. 50mA/bit.							
	ICHG_CLT1	R/W	Trickle-charge current set-up. 50mA/bi.t Pre-charge current set-up. 100mA/bit.							
	ICHG_CLT2	R/W								
0x3A	CC CHARGE	R/W								
0x3B	VBAT_REG	R/W	RESER Battery full voltage setting per cell, 3.4V offset, 10mV/bit. The total battery full voltage = VED BATT_NUMBER (0x15) x (3400mV+ 10mV x (0x3B)), 3.4V to 4.68V is available.							
0x40	CH1: PDO_EN	R/W	RESI	ERVED	PDO7_ EN	PDO6_EN	PDO5_EN	PDO4_ EN	PDO3_EN	PDO2_EN
0x41	CH1: PDO_TYPE	R/W	RES	ERVED	PDO7_ TYPE	PDO6_ TYPE	PDO5_ TYPE	PDO4_ TYPE	PDO3_ TYPE	PDO2_TYPE
0x42	CH1: PDO_V1	R		PDO1_VOLTAGE_SETTING						
0x43	CH1: PDO_I1	R/W				PDO1_C	URRENT_SE	TTING		



I²C SLAVE REGISTER MAP (continued) ^{(5) (6)}

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0x44	CH1: PDO_V2_L	R/W			·	PDO2_VOLT	AGE SETTIN	GL		
	CH1: PDO V2 H	R/W				PDO2 VOLT				
0x46	CH1: PDO I2	R/W				PDO2 CUR	RENT SETTI	NG		
0x47	CH1: PDO V3 L	R/W		PDO3 VOLTAGE SETTING L						
0x48	CH1: PDO V3 H	R/W				PDO3 VOLT	AGE SETTIN	G H		
0x49	CH1: PDO I3	R/W				PDO3 CUR	RENT SETTI	NG		
	CH1: PDO V4 L	R/W				PDO4 VOLT				
	CH1: PDO V4 H	R/W				PDO4 VOLT				
	CH1: PDO I4	R/W					RENT SETTI			
	CH1: PDO V5 L	R/W				PDO5 VOLT				
	CH1: PDO V5 H	R/W				PDO5_VOLT	AGE SETTIN	G H		
	CH1: PDO I5	R/W				PDO5 CUR	RENT SETTI	NG		
	CH1: PDO V6 L	R/W				PDO6 VOLT				
	CH1: PDO V6 H	R/W				PDO6 VOLT				
	CH1: PDO 16	R/W			1		RENT SETTI			
	CH1: PDO V7 L	R/W				PD07 VOLT				
	CH1: PDO V7 H	R/W				PDO7 VOLT		_		
	CH1: PDO 17	R/W					RENT SETTI			
000	ADAPTER_PDO_ NUMBER	R			RESERVE				BJ_NUMBE	R
	ADAPTER_PDO_TYPE	R	RES	ERVED	PDO7_ TYPE	PDO6_ TYPE	PDO5_ TYPE	PDO4_ TYPE	PDO3_ TYPE	PDO2_ TYPE
0x62	ADAPTER PDO V1	R			=		PDO1 VOLTA		=	
	ADAPTER PDO I1	R					DO1 CURRE			
	ADAPTER_PDO_V2_L	R				ADAPTER PL				
	ADAPTER PDO V2 H	R				ADAPTER PE				
	ADAPTER PDO 12	R			,	ADAPTER F				
	ADAPTER PDO V3 L	R				ADAPTER_PI				
	ADAPTER PDO V3 H	R				ADAPTER_PD	0.03 VOLTAC	<u>у</u> _ ЭЕ Н		
	ADAPTER PDO 13	R			,	ADAPTER F				
	ADAPTER PDO V4 L	R				ADAPTER PL				
	ADAPTER PDO V4 H	R				ADAPTER PE				
	ADAPTER PDO 14	R			,	ADAPTER F				
	ADAPTER PDO V5 L	R				ADAPTER PL	005 VOLTA	SF I		
	ADAPTER PDO V5 H	R				ADAPTER PE				
	ADAPTER_PDO_I5	R				ADAPTER F				
	ADAPTER PDO V6 L	R				ADAPTER PL				
	ADAPTER PDO V6 H	R				ADAPTER PE				
	ADAPTER PDO 16	R			•		DO6 CURRE			
	ADAPTER PDO V7 L	R				ADAPTER PL				
	ADAPTER PDO V7 H	R				ADAPTER PE				
	ADAPTER PDO 17	R			,					
	MTP_STATUS	R							MTP done flag.	
0xf1	MTP_PASSWORD	R/W	Write "(Write "0x05," "0xaa," "0xbc," or "0xbd" to start MTP operation. If an incorrect password is entered, MTP operation does not start.						
0xf2	CONFIGURED_MTP_ REG	R				RESERVE				Configured MTP REG.
0xf3	RESTORE_DEFAULT_ CONFIG	R/W				RESERVE	D			Restores defaults.

Notes:

5) These registers are configurable. Contact an MPS FAE for more information.

6) The detailed register description is included in the MPF52002-001C suffix code configuration table. Contact an MPS FAE to obtain the table.



QUICK START GUIDE FOR THE MPF52002'S GUI

- 1. Obtain Virtual Bench Pro 4.0 from the MPS website.
- 2. Connect the GUI and evaluation board by following the steps in the Hardware Set-Up for I²C Connection section on page 5.
- 3. Open the VBP4.0 GUI, create a new project, and add the MPF52002-001C (see Figure 5).

Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Start in a Connect Manually Image: Image: Start in a Connect Manually Image: Image: Start in a Connect Manually Image: Image

Figure 5: Start the MPF52002 GUI

To change the volatile memory data, modify the option on the GUI, then click "Write RAM" to make the modification valid on the MPF52002 (see Figure 6). The volatile memory data resets after the MPF52002 powers off. To prevent the data from being reset after shutdown, follow the steps in the MTP Operation section below.

			_			
	t		le ry 🕹 🕹	Non-Volat Memory	ile	Remaining writ - cycles in NVM
Monito	ring					
	In •		Battery		(Thermal •	
Vin	10.28 V	VBatt	10.28 V	NTC	0 %VNTC	
lin	3.2125 A	IBatt	0 A 0	TS	0 %VNTC	
Vin_SRC	10.28 V			TJ	314 °C	
lin_SRC	3.2125 A					

Figure 6: Valid Modification by Clicking "Write RAM"

MTP Operation

With mutilple-time-programmable (MTP) operation, the user can write another group of default settings for the MPF52002 into the NVM. The default register data is not reset after the MPF52002 resets.

Figure 7 on page 9 shows the options that support MTP operation.



PD Control

MEZS7-PDCHARGER-MP2760 – 2S–4S PD 600KHz CHARGER MODULE

RELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

Charge Control Sink Request (Debug Only)

Trickle-charge Current (mA)	50	NTC Warm Action	Only reduce VBATT_REG[0b01]	•
Pre-charge Current (mA)	100	NTC Cool Action	Only reduce ICC[0b10]	•
Terminal Current (mA)	50	JEITA Vset (mV/Cell)	320	
CC Charge Setup (A)	3	JEITA Iset	1/4 times[0b01]	-
Full Battery Voltage per Cell (V)	4.2	NTC Hot Temperature Threshold	23.0%(60°C)[0b10]	•
Vbatt Pre-charge	3.0V/Cell[0b1]	NTC Warm Temperature Threshold	32.6%(45°C)[0b01]	•
Charger Timer	20 hours[0b11]	NTC Cool Temperature Threshold	64.8%(10°C)[0b10]	•
ADC at Only Battery Mode	Disable ADC[0b0]	NTC Cold Temperature Threshold	74.2%(0°C)[0b01]	-

Figure 7: Charge Control Register (Supporting MTP Operation)

Follow the steps below for MTP operation:

- 1. Write the MTP's default register data to the volatile memory following the steps in the Quick Start Guide for the MPF52002's GUI section on page 8.
- Write " 0x05", "0xaa", "0xbc", and "0xbd" to register 0xF1 one by one and wait for 10ms to load the MTP default register data from the RAM to flash. The user can also click "Write I²C Value to Flash" then wait 10ms.

Then MTP_STATUS (0xF0, bit[0]) shows "MTP DONE" (0xF0, bit[0] = 1'b1), which means that MTP operation is complete (see Figure 8). The MTP_STATUS register is reset after the power is reset. Writing 0xff to register 0xF0 can also clear the MTP_STATUS bit without resetting the power.

	t yola Mem		on-Volatile lemory 🗠	Remaining write cycles in NVM
Monitoring	restore default M	TP value	Write I2C value to FI	ash
Vin 0.2	8 V VBatt 8. A IBatt 0 V	tery • 04 V NTC 0 A TS TJ	Temp ● 49.414 %VNTC 48.438 %VNTC 27.139 °C	
Fault/Status	Register Map	Log Panel		
Fault		Status		
OTP	• <	MTP_STATUS	MTP Done	
OVP	•	CURRENT_CON	IFIG User Defined	
	Figu	re 8: MTP Ope	ration	



- 3. CURRENT CONFIG (0xF2, bit[0]) shows which default setting is being used. If it says "User defined" (0xF2, bit[0] = 1'b1), then this means that the MPF52002 is using the user's configuration; meanwhile, "Default" (0xF2, bit[0] = 1'b0) means that the MPF52002 is using the default setting created by MPS.
- 4. The data in the customer-defined MTP range can be cleared by writing 0xff to register 0xF3. Afterward, the MPF52002's default setting is restored. The user can also click "Restore Default MTP Value" then wait 10ms (see Figure 8 on page 10).
- 5. To erase data in the customer-defined MTP range, set the download function. Erase the full chip using a Jlink tool (or another SWD tool). After re-downloading the PD firmware, the old MTP values are cleared (see Figure 9).

Options for Target 'MPF52000'	1	I.	\times
Device Target Output Listing Use	er C/C++ Asm Linker D	ebug Utilities	2
O Use Simulator with restrictions	Settings 🕞 Use:	CMSIS-DAP Debugger 🗸	Settings
CMSIS-DAP Cortex-M Target Driver Se	etup	•	×
Debug Trace Flash Download			
🖸 🖸 Erase Sectors 🔽	Program Verify Start: 0	Ngorithm 0x20000800 Size: 0x00001000	
Programming Algorithm			_
Description D	Device Size Device Type	Address Range	
MPF5200x 96kB Flash	96k On-chip Flash	00000000H - 00017FFFH	

Figure 9: Erasing Data in the Customer-Defined MTP Range

Table 2 shows the MPF52002-001C's general GPIO set-up.

OTP Items	Value	Description
PA1_FUNCTION	I2C0 SDA Connected to the MP2760 SDA's pin.	
PA2_FUNCTION	I2C0_SCL	Connected to the MP2760 SCL's pin.
PA3_FUNCTION	BOOT0	Default boot pin.
PA4_FUNCTION	BOOT1	Default boot pin.
PA5_FUNCTION	USART_TX	TX for debugging.
PA6_FUNCTION	USART_RX	RX for debugging.
PB0_FUNCTION	PB0 Not used.	
PB1_FUNCTION	PB1	Connected to the MP2760's INT pin. Pull down to exit low-power mode
PB2_FUNCTION	PB2	Cell number setting pin.
PB3_FUNCTION	PB3	Cell number setting pin.
PB6_FUNCTION	I2C1_SCL	SWDIO pin for SWD, and the SCL pin for the MPF52002 I ² C.
PB7_FUNCTION	I2C1_SDA	SWCLK pin for SWD, and the SDA pin for the MPF52002 I ² C.
PC2_FUNCTION	PC2	Not used.



Firmware Update

The MPF52002's firmware does not need to be manually updated since the MPF52002 mounted on the MEZS7-PDCharger-MP2760 board already has suitable firmware. This section will describe how to further update the firmware.

The MPF52002 has a serial wire debug (SWD) port, which is on the evaluation board's CN1 connector (see Figure 10).




Figure 10: SWD Port on the MPF52002

Follow the steps below to download new firmware:

- 1. Pull PA3 down to GND.
- 2. Power on the MPF52002 with 8V on the VBATT pin.
- 3. Connect the SWD communication interface and download the firmware. The steps below describe an example while using Keil MDK to update the firmware:
 - a. Obtain the MFP5200x series firmware update template from an MPS FAE.
 - b. The folder MPF52000_PD_Downoad includes the PD firmware download templates (see Figure 11).



3/29/2024 3:15 PM

PM File folder


Figure 11: MPF52000_PD_Downoad Folder

c. Ensure that the MPF5200x series pack has been installed. Find the "MPS.MPF5200x_DFP_1.0.0.pack" in the "...\MPF52000_PD_Download\Flash_Algorithm" folder (see Figure 12). Double-click the software pack for installation.

MCU tools and guide > MPF5200x series PD download template > MPF52000_PD_Download > Flash_Algorithm					
^	Name	Date modified	Туре	Size	
	💐 MPS.MPF5200x_DFP_1.0.0.pack	3/29/2024 3:01 PM	uVision Software	94 KB	
	📄 readme.txt	3/29/2024 3:15 PM	Text Document	1 KB	

Figure 12: Installing the Software Pack

d. Click "Options for Target..." > "Device". MPS devices should be on the list once the software pack is correctly installed. Select the "MPF52002" and click "OK" to select the device (see Figure 13 on page 12).



🕵 🕈 🗟 🛸 🤹		
Options for Target 'MPF52000'		×
Device Target Output Listing User C/C++ Software Packs Vendor: MPS Device: MPF52002 Toolset: ARM Search: ARM GigaDevice ARM GigaDevice MPF52000 MPF52001 MPF52001 MPF52002 MPF52003	Asm Linker Debug Utilities Software Pack Pack: MPS.MPF5200x_DFP.1.0.0 URL: https://www.monolithicpower.com/ MPF5200x Series The Arm Cortex-M0 - based on the Armv6-M baseline architecture. - It is the smallest and most energy efficient - Arm processor with Arm TrustZone technology. - Cortex-M0 is the ideal processor for constrained - embedded applications requiring efficient security. MPF5200x - ARM Cortex-M0 Core - frequency up to 36 MHz Memories - 128-KB Flash with ECC, 12-KB SRAM, 4-KB ROM Low power management - Power saving mode: sleep, deep-sleep	^
ОК	Cancel Defaults He	p

Figure 13: Selecting the MPF52002

e. Click "Options for Target..." > "Debug" > "Settings" > "Flash Download". Ensure that the set-up is the same as below (see Figure 14).

Options for Target 'MPF52000'	\times					
Device Target Output Listing User C/C++ Asm Linker Debug Utilities 2						
C Use Simulator with restrictions Settings C Use: ULINK2/ME Cortex Debugger Setting	js					
ULINK2/ME Cortex-M Target Driver Setup	×					
Debug Trace Flash Download 3						
Download Function 4 LORD Erase Full Chip Verfy C Do not Erase Verfy Reset and Run RAM for Algorithm 6 Start: 0x20000800 Size: 0x00001000						
Programming Algorithm						
Description Device Size Device Type Address Range MPF5200x 96kB Flash 96k On-chip Flash 00000000H - 00017FFFH						
5						
Start: Size:						
Add Remove						
OK Cancel Hel	, ,					

Figure 14: Set-Up

f. Copy the target firmware into the "Objects" folder, then open "MPF52002_Download.uvprojx" (see Figure 15 on page 13).

Name	\sim	Date modified	Туре	Size
Flash_Algorithm		3/29/2024 4:31 PM	File folder	
📕 Listings		3/29/2024 4:31 PM	File folder	
Objects		12/11/2023 9:58 AM	File folder	
JLinkLog.txt		8/18/2022 3:49 PM	Text Document	3 KB
🔊 JLinkSettings.ini		8/8/2022 10:38 AM	Configuration setti	1 KB
MPF52000_Download.uvguix.cazeng		3/29/2024 4:30 PM	CAZENG File	174 KB
MPF52000_Download.uvoptx		6/13/2023 2:48 PM	UVOPTX File	6 KB
WPF52000_Download.uvprojx		6/22/2023 6:07 AM	µVision5 Project	14 KB
🔊 Nu_Link_Driver.ini		5/27/2019 1:50 PM	Configuration setti	15 KB

Figure 15: Copying Target Firmware

g. Copy the full name of the firmware (e.g. MPF52002GRE-0001-fr1003.axf) into "Options for Target..." > "Output" > "Name of Executable", and then click "OK" (see Figure 16).

Image: WPF52000' × Device Target Output Listing User C/C++ Asm Linker Debug Utilities Select Folder for Objects Name of Executable: MPF52002GRE-0001fr1003.axf Image: WPF52002GRE-0001fr1003.axf Image:					
Select Folder for Objects Name of Executable: MPF52002GRE-0001fr1003.axf Image: Create Executable: .\Objects\MPF52002GRE-0001fr1003.axf Image: Create Batch File Image: Create HEX File Image: Browse Information Image: Create Batch File	🕼 Options for Target 'MPF52000'	×			
 Create Executable: .\Objects\MPF52002GRE-0001fr1003.axf ✓ Debug Information ☐ Create Batch File ✓ Browse Information 	Device Target Output Listing User C/C++ Asm Linker Debug Utilities				
Image: Debug Information □ Create Batch File □ Create HEX File □ Image: Browse Information □	Select Folder for Objects Name of Executable: MPF52002GRE-0001-fr1003.axf				
✓ Debug information ✓ Create HEX File ✓ Browse Information					
✓ Browse Information	Create Batch Fil	e			
	Create HEX File				
C Create Library: .\Objects\MPF52002GRE-0001fr1003.lib	✓ Browse Information				
	C Create Library: .\Objects\MPF52002GRE-0001.fr1003.lib				



- h. Click the "Download" button, or press "F8" to download the firmware to MPF52002.
- 4. Remove the SWD communication interface and release PA3 after the firmware update is finished.
- 5. Cycle the power to load the new firmware.



EVALUATION BOARD SCHEMATIC (7) (8)




Figure 17: Evaluation Board Schematic

Notes:

- 7) A 0.1µF capacitor (Cx) can be paralleled with R9 to prevent an inrush current when ACGATE turns on the MOSFET (Q1).
- 8) PB6/7 can be used as a SWD interface. Pull down PA3 (Boot0) and restart the MPF52002 before downloading new firmware through the SWD interface (PB6/7). Remove the PB6/7 connection with the SWD communication interface and release PA3 after the firmware update is finished. Then re-power on to load the new firmware.



MEZS7-PDCharger-MP2760 BILL OF MATERIALS

Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer PN
2	C1, C2	4.7µF	Ceramic capacitor, 16V, X7R	0805	Murata	GCM21BR71C475KA 73L
5	C3, C20, C27, C34, C35	NS				
2	C4,C5	1µF	Ceramic capacitor, 25V, X7R	0805	Wurth	885012207078
13	C6, C7, C8, C12,C13,C14, C17, C23,C24, C29, C36, C37, C38	100nF	Ceramic capacitor, 25V, X7R	0603	Wurth	885012206071
2	C9, C19	100nF	Ceramic capacitor, 25V, X7R	0402	Murata	GRM155R71E104KE 14D
4	C10, C11, C25, C26	22µF	Ceramic capacitor, 25V, X5R	0805	Murata	GRM21BR61E226ME 44L
4	C15, C16, C21, C22	10µF	Ceramic capacitor, 25V, X7S	0805	Murata	GRM21BC7E106KE1 1L
1	C18	4.7µF	Ceramic capacitor, 25V, X5R	0603	Murata	GRM188R61E475KE 11D
1	C28	10nF	Ceramic capacitor, 25V, X7R	0603	TDK	C1608X7R1E103K
2	C30, C31	4.7µF	Ceramic capacitor, 16V, X5R	0603	Murata	GRM188R61C475KE 11D
2	C32, C33	1nF	Ceramic capacitor, 25V, C0G	0603	Murata	GRM1885C1E102JA0 1D
1	C39	100µF	Hybrid, 25V, 20mΩ	SMD	Nippon Chemi- Con	HHXC250ARA101MF 80G
1	R1	2.7MΩ	Film resistor, 1%	0603	Yageo	RC0603FR-132M7L
5	R2, R3, R17, R23, R29	0Ω	Film resistor, 5%	0603	Yageo	RC0603JR-070RL
2	R4, RB	1.1MΩ	Film resistor, 1%	0603	Yageo	RC0603FR-071M1L
4	R5, R6, R7, R10	5.1Ω	Film resistor, 1%	0603	Yageo	RC0603FR-075R1L
2	R8, R12	10mΩ	Current-sensing resistor, 1%, long side, 1W	L1508	Film Tech	RL3720WT-R010-F
1	R9	5.1MΩ	Film resistor, 5%	0603	Yageo	RC0603FR-075M1L
5	R11, R15, R30, R32, R38	NS				
1	R13	200kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-07200KL
3	R14, R34, R35	10Ω	Film resistor, 1%	0603	Yageo	RC0603FR-0710RL
1	R16	13kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0713KL
3	R18, R25, R31	100kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-07100KL
3	R19, R27, R28	2.2kΩ	Film resistor, 5%	0603	Liz	CR0603JA0222G
1	R20	15kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0715KL
4	R21, R22, R36, R37	2.2Ω	Film resistor, 1%	0603	Yageo	RC0603FR-072R2L
2	R24, R26	5.1kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-075K1L




MEZS7-PDCharger-MP2760 BILL OF MATERIALS (continued)

Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer PN
1	R33	3.6kΩ	Film resistor, 5%	0603	Liz	CR0603JA0362G
1	RNTC1	10kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0710KL
7	JP1, CN2, CN3, CN4, CN5, CN6, CN7	3-pin	3 pins, 1 row, 2.54mm	DIP	Wurth	61300311121
1	CN1	10-pin	5 pins, 2 row, 2.54mm	DIP	Wurth	61301021121
1	TYPE_C1	16-pin	USB Type-C receptacle	SMD	Yuehu Electronic	PC-071603863-R
5	VBUS, GND, VBAT, GND, VSYS	Φ2.0	Φ2.0 copper pin	DIP	Any	
1	LED1	Red	LED	0805	Wurth	150080RS75000
2	D1, D2	I _R = 20μΑ	Schottky diode, 40V, 0.5A	SOD123	AUK	SDB0540
1	D3	5V	ESD diode	SOT-363	onsemi	ESD1L001
2	D4, D5	$V_F = 0.4V$ at $I_F = 1mA$	60V, 15mA	SOD-323	Diodes, Inc.	SD101AWS
2	Q1, Q2	8.5mΩ	MOSFET	QFN (3.3mmx 3.3mm)	Vishay	SISA14DN-T1-GE3
1	U1	MP2013AGQ- 5	LDO	QFN-8 (3mmx 3mm)	MPS	MP2013AGQ-5
1	U2	MP2760	4V to 22V buck-boost charger IC for 1-cell to 4-cell series batteries	TQFN-30 (4mmx 5mm)	MPS	MP2760GVT-000A
1	U3	MPF52002	Highly integrated USB PD controller for DRP ports, with a 32-bit ARM Cortex-M0 MCU	QFN-24 (4mmx 4mm)	MPS	MPF52002-001C
1	L1	1.5µH	Inductor, 9.7mΩ, 9A	SMD	MPS	MPL-AL5030-1R5




EVB TEST RESULTS

Performance curves and waveforms are tested on the evaluation board. $V_{IN} = 20V$, $V_{BATT} = 8V$, $T_A = 25^{\circ}C$, default register data, unless otherwise noted.



Thermal Image


VIN = 20V, VBATT = 8V, ICHG = 3A, TA = 28°C, TCASE = 57.3°C







EVB TEST RESULTS (continued)

Performance curves and waveforms are tested on the evaluation board. The input power source is a PD adapter, $V_{BATT} = 8V$, $T_A = 25^{\circ}C$, default register data, unless otherwise noted.






Plug PD Mobile Device



Unplug PD Mobile Device





PCB LAYOUT




Figure 18: Top Layer




Figure 20: Mid-Layer 2




Figure 19: Mid-Layer 1




Figure 21: Bottom Layer



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	10/8/2024	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.