Motor Drivers: Thermal Management

Jackson Gao – Motor & Audio Application Engineering Christophe Vaucourt – Sr. Technical Marketing Engineer Yunping Lang – Motor & Audio Application Engineering Manager Tommy (Qi) Tang – Thermal Modeling Engineer




- Introduction to the thermal theory and definitions
- JEDEC test setup review, Measurement methods and MPQ6612A thermal experimental results
- Transient thermal resistance, Zth MPQ6612A thermal experimental results
- Simple guidelines to a thermally enhanced PCB design
- Conclusion



Thermal Resistance and Electrical Analogy

Thermal resistance is a heat property and a measurement of a temperature difference by which material resists a heatflow



Electrical Quantities (1)			Thermal Quantities ⁽²⁾		
Quantity	Formula Symbol	Unit	Quantity	Formula Symbol	Unit
Voltage	U(t)	V	Temperature difference	ΔT(t)	K
Current	$I(t) = \frac{dQ_{el}}{dt}$	А	Heat flow	$\Phi(t) = \frac{dQ_{th}}{dt}$	W
Charge	$Q_{el}(t) = \int I dt$	A x s	Heat quantity	$Q_{th}(t) = \int \Phi dt$	Wxs
Capacitance	C _{el}	$\frac{A \times s}{V}$	Heat capacity	$c_{th} = c x \rho x V$	$\frac{W \ge s}{K}$
Resistance	$R_{el} = \frac{L}{\kappa x A}$	$\Omega = \frac{V}{A}$	Thermal resistance	$R_{th} = \frac{L}{\lambda x A}$	$\frac{K}{W}$
Conductance	$G_{el} = \frac{I}{R_{el}}$	$S = \frac{A}{V}$	Thermal conductivity	$G_{th} = \frac{I}{R_{th}}$	$\frac{W}{K}$
Electric conductivity	х	$\frac{A}{V \ge m}$	Thermal conductivity	λ	W m x K


1. The contents of this table are from Technische Temperaturmessung: Volume I, Frank Bernhard, ISBN 978-3-642-62344-8. 2. el refers to electrical values, and th refers to thermal values.

Source: https://www.monolithicpower.com/en/understanding-datasheet-thermal-parameters-and-ic-junction-temperatures



Thermal Theory

Heat Transfer Paths



R_{jx}=junction-to-x thermal resistance

Tj=junction temperature

Tx=the specific point temperature

Pjx=the power loss of heat flow through x

Ptotal=the total power

For natural convection heat transfer, >90% of the heat is dissipated by the board and not from the package surfaces

TPS

How To Use Thermal Resistance Parameters

- θ_{JA} : Thermal resistance of the entire system from the die to the ambient air. It is a measure of the device's ability to dissipate heat into the ambient air via all heat transfer paths, the sum of copper tracks, vias, and air convention conditions.
- θ_{JB} : Thermal resistance from the die to the board. θ_{JB} includes some of the board characteristics and their coupling with the package.
- $\theta_{JC(TOP)}$: Thermal resistance from the die (junction) to the top of the package.
- θ_{CA} or θ_{BA} : Thermal resistance of convection from the surface to ambient air. θјс Ртор TCase top θса \mathcal{M} Та Ambient temp \mathcal{M} $\Lambda\Lambda/$ Рвот θјв Tboard θва Package specific \Box Not part of package

 Ψ_{JB} : Characteristic thermal resistance allowing system designers to calculate the device's junction temperature based on a board temperature measurement. The Ψ_{JB} metric should be close to θ_{JB} , as the PCB dissipates most of the heat of the device.

$$T_J = T_{PCB} + (\Psi_{JB} \times P_D)$$

 Ψ_{JT} : Characteristic thermal resistance reflecting the temperature difference between the die (junction) and the top of the package. Ψ_{JT} is not a true thermal resistance, as the heat flowing from the die to the top of the package is unknown (but assumed to be the total power of the device). This assumption is clearly not valid, but when calculated this way, Ψ_{JT} becomes a very useful number as its characteristics are much like the application environment of the IC package.

$$\Psi_{JT} = \frac{T_J - T_C}{P_D}$$

 $T_J = T_{case} + (\Psi_{JT} \times P_D)$



Thermal Resistance Definitions

(1) $R_{\theta JA}$ junction-to-ambient thermal resistance:	(2) $R_{\theta JB}$ junction-to-board thermal resistance:
$R_{\theta JA} = (T_J - T_A) / P_H$	$R_{\theta JB} = (T_J - T_B) / P_{HB}$
Where $R_{\theta JA}$ = thermal resistance from junction-to-ambient (°C/W)	Where $R_{\theta JB}$ = thermal resistance from junction-to-board (°C/W)
T_J = junction temperature (°C)	T_J = junction temperature (°C)
T_A = ambient temperature (°C)	T_b = board temperature at steady state (°C)
P_H = power loss that produced change in the junction temperature (W)	P_{HB} = power loss of heatflows through the board (W)
(3) $R_{\theta JC_{TOP}}$ junction-to-case top thermal resistance:	(4) $R_{\theta JC_BOT}$ junction-to-case bottom thermal resistance:
$R_{\theta JC_{TOP}} = (T_J - T_{C_{TOP}}) / P_{HCTOP}$	$R_{\theta JC_BOT} = (T_J - T_{C_BOT}) / P_{HCBOT}$
Where $R_{\theta JC_TOP}$ = thermal resistance from junction-to-case top T_{C_TOP} = package top temperature (°C) T_J = junction temperature (°C) P_{HCTOP} = power loss of heatflows through the package top (W)	$ \begin{array}{l} \mbox{Where } R_{\theta JC_BOT} = \mbox{thermal resistance from junction-to-case bottom} \\ T_{C_BOT} = \mbox{package bot temperature (°C)} \\ T_{J} = \mbox{junction temperature (°C)} \\ P_{HCBOT} = \mbox{power loss of heatflows through the package bottom (W)} \end{array} $
(5) Ψ_{JT} junction-to-case thermal characterization parameter:	(6) Ψ_{JB} junction-to-board thermal characterization parameter:
$\Psi_{jt} = (T_J - T_{C_TOP}) / P_H$	$\Psi_{jb} = (T_J - T_B) / P_H$
Where Ψ_{JT} = thermal characterization parameter from junction-to-case $T_{C_{TOP}}$ = package top temperature (°C) T_{J} = junction temperature (°C) P_{H} = power loss that produced change in the junction temperature (W)	Where Ψ_{JB} = thermal characterization parameter from junction-to-case T_B = board temperature (°C) T_J = board temperature at steady state (°C) P_H = power loss that produced change in the junction temperature (W)



JESD51 Test Setup ($R_{\theta JA}, \Psi_{JT}, \Psi_{JB}$)

- How to test θ_{JA} , θ_{JC} ? $\theta_{JA} = \frac{T_J T_A}{P_{JA}}$ $\theta_{JC} = \frac{T_J T_C}{P_{JC}}$
- JESD51 standard noted in datasheet

Thermal Resistance (4)	Ө ЈА	Ө ЈС
QFN-18 (3mmx4mm)	48	11°C/W


Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



JESD51 Test Setup ($R_{\theta JA}, \Psi_{JT}, \Psi_{JB}$)

• JESD51-1: Integrated Circuit Thermal Measurement Method-Electrical Test Method




$$\theta_{JA} = \frac{I_J - I_A}{P_{JA}}$$

• T3Ster




Monitoring IC Junction Temperature


One method to measure the temperature of the power FETs is to employ the junction itself as a temperature sensor, since there is a strong correlation between the forward voltage drop of a junction and the temperature of that junction.



Body Diode Voltage vs. Junction Temperature




HS-FET Temperature Measurement



LS-FET Temperature Measurement




Monitoring IC Junction Temperature (contd.)



Temperature gradient across the power stage (ca. 2000µm): ca. 30°C Temperature gradient power stage to I/O pad: ca. 10°C

Note: A 10°C temperature offset translates to about a 10% to 20% measurement error (too optimistic).







JESD51 Test Setup ($R_{\theta JA}, \Psi_{JT}, \Psi_{JB}$)

 $R_{\theta JA}$, Ψ_{JT} , and Ψ_{JB} thermal resistances are based on JESD51-2 (Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)).

The device is attached to the PCB and placed in a closed environment. The enclosure shall be a box with an inside dimension of 1ft³ (0.0283m³). All seams should be thoroughly sealed to ensure no airflow through the enclosure.


The PCB board (high-K) has 4 metal layers, 1.6mm thickness.










PSI Junction-Top (Ψ_{JT}) vs. Theta Junction-Case (θ_{JC})





PSI Junction-Top (Ψ_{JT}) Power is dissipated in all directions






Theta Junction-Case (θ_{JC}) All power is forced to dissipate in only one direction (upward)




PSI Junction-Board (Ψ_{JB}) vs. Theta Junction-Board (θ_{JB})

-11




 $\Psi_{JB} = \frac{T_J - T_{board}}{P_{total}}$

PSI Junction-Board (Ψ_{JB}) Power is dissipated in all directions



Theta Junction-Case (θ_{JB}) All power is forced to dissipate into the board

MPQ6612A Simulated Thermal Parameters



	$R_{ extsf{ heta}JA}$	Ψ_{JT}	Ψ_{JB}	$R_{ heta JB}$	$R_{\theta JC_TOP}$	$R_{ extsf{ heta}JC_BOT}$	
MPQ6612A	44.3	1.1	5.1	5.3	37.5	2.6	(°C/W)




Pulsed Operation

When a motor driver is subjected to a pulsed load, higher peak power dissipation must be tolerable. The materials in power packages have a definite thermal capacity; thus the critical junction temperature is not reached instantaneously, even when excessive power is being dissipated in the device.


Thermal capacitance (C_{TH}) is a measure of the capability to accumulate heat, like a capacitor accumulates a charge. For a given structural element, C_{TH} depends on the specific heat capacity (c), volume (V), and density (ρ), according to the following relationship:

 $C_{TH} = \mathbf{c} \cdot \boldsymbol{\rho} \cdot \boldsymbol{V}$ expressed in J/K





First Order Transient Thermal Model



The first cell represents the thermal characteristics of the silicon itself, and is characterized by the small volume with a correspondingly low thermal capacitance.


The second cell represents the package. The thermal resistance between the junction and the lead frame depends on die size and the interconnect type (wirebond or MeshConnect[™]). The thermal capacitance is typically small.

After the device itself has heated, convection and radiation to the ambient air starts. Depending on the PCB's thermal capacitance associated with this phase, it can represent anything from a purely resistive element (not desired) to a fairly large capacitance.



Characteristic Thermal Impedance


The transient thermal impedance is measured using the same MOSFET body diode for heating and monitoring the temperature. A pulsed current (I_{SENSE} , I_{DRIVE}) is applied to the device. The change in the diode's forward voltage is monitored before and after the pulse.




Measurement equipment: Mentor Graphics T3Ster thermal transient tester



High-Side Diode Output 1 Power Dissipation (EVQ6612A-L-00A)



Single-Pulse (20s) Thermal Response (Heating, Cooling)




Time [ms]	PSI_JT [K/W]
0.1	0.73
1	2.13
10	5.31
100	7.78
1000	3.83
10000	2.1
100000	1.7
1000000	1.51

Large thermal gradient over the chip area


The junction temperature can be estimated accurately based on a package case temperature measurements

Thermal steady state is reached after several minutes

High-Side Diode Output 1+2 Power Dissipation (EVQ6612A-L-00A)



Single-Pulse (10s) Thermal Response (Heating, Cooling)



Time [ms]	PSI_JT [K/W]
0.1	0.35
1	1.06
10	2.76
100	5.06
1000	2.12
10000	0.88
100000	0.88
1000000	0.88


The IC's thermal performance is significantly better on an application board vs. a JEDEC board



Thermally Enhanced PCB: Basic Rules


- Consider using thick copper for high power designs
- Use multiple layers for ICs in small packages
- Make the PCB as thin as possible by reducing FR4 thickness
- Optimize top layer power trace design
- Use vias in power lines, placed as close as possible to the IC, to tie adjacent layers together
- The baseline temperature is a function of power dissipation and board area, not cooper thickness

Use thick layers of copper Use thin layers of FR4





MPQ6612A: 4-Layer Evaluation Board




PCB Characteristics:

 $igodoldsymbol{0}$

 \bigcirc

- 4-layer board (63.5mmx63.5mm)
- 70µm copper on all layers
- 1.6mm total thickness





Conclusion

Heat flow path through IC

- Heat flow path
- RJA, ψJT
- JESD51 Series, How to test RJA
- How to test Tjunction
- How to make sure Pjx
- MPQ6612A thermal test results

Transient thermal impendience Zth

- How to test Zth
- MPQ6612A data analysis

Simple guidelines to a thermally enhanced PCB design

MPS's Thermal Modeling Group Can Provide Additional Support



Thank you for watching

